**Amendments to the Claims:** 

Please cancel Claims 5, 12, and 18.

This listing of claims will replace all prior versions, and listings, of claims in

the application:

**Listing of Claims:** 

1. (Currently Amended) An integrated circuit package comprising:

a package substrate having a top and a bottom;

a plurality of bypass capacitors coupled to said bottom without a cavity;

and

an array of solder balls formed on said bottom, wherein said array of

solder balls facilitates surface mounting to a printed circuit board assembly,

[[and]] wherein said solder balls provide sufficient space between said printed

circuit board assembly and said bypass capacitors, and wherein a height of each

solder ball is no greater than approximately 0.5 millimeters.

2. (Original) The integrated circuit package as recited in Claim 1 wherein

said package substrate comprises an organic substrate.

3. (Original) The integrated circuit package as recited in Claim 1 further

comprising a chip die coupled to said top in a flip-chip configuration.

NVID-P000730/ACM/JSG Serial No. 10/717,342 Page 2

Examiner: CLARK, J.

4. (Original) The integrated circuit package as recited in Claim 1 further

comprising a chip die coupled to said top in a wire bonding configuration.

Claim 5 (Cancelled)

6. (Original) The integrated circuit package as recited in Claim 1 wherein

a height of each bypass capacitor is approximately between 0.325 millimeters

and 0.350 millimeters.

7. (Original) The integrated circuit package as recited in Claim 1 wherein

a portion of said bypass capacitors are coupled within a center of said bottom.

8. (Currently Amended) An electronic assembly comprising:

a printed circuit board assembly; and

an integrated circuit package surface mounted to said printed circuit board

assembly, wherein said integrated circuit package comprises:

a package substrate having a top and a bottom,

a plurality of bypass capacitors coupled to said bottom without a

cavity, and

an array of solder balls formed on said bottom, wherein said array

of solder balls facilitates a surface mounting technique, [[and]] wherein said

NVID-P000730/ACM/JSG Serial No. 10/717,342 Page 3 Examiner: CLARK, J.

solder balls provide sufficient space between said printed circuit board assembly

and said bypass capacitors, and wherein a height of each solder ball is no

greater than approximately 0.5 millimeters.

9. (Original) The electronic assembly as recited in Claim 8 wherein said

package substrate comprises an organic substrate.

10. (Original) The electronic assembly as recited in Claim 8 wherein said

integrated circuit package further comprises a chip die coupled to said top in a

flip-chip configuration.

11. (Original) The electronic assembly as recited in Claim 8 wherein said

integrated circuit package further comprises a chip die coupled to said top in a

wire bonding configuration.

Claim 12 (Cancelled)

13. (Original) The electronic assembly as recited in Claim 8 wherein a

height of each bypass capacitor is approximately between 0.325 millimeters and

0.350 millimeters.

NVID-P000730/ACM/JSG Serial No. 10/717,342 Page 4 Examiner: CLARK, J.

14. (Currently Amended) A method of surface mounting an integrated

circuit package having a package substrate to a printed circuit board assembly,

said method comprising:

forming an array of solder balls on a bottom of said package substrate;

coupling a plurality of bypass capacitors to said bottom without a cavity;

and

using said array of solder balls to surface mount said integrated circuit

package to said printed circuit board assembly, [[and]] wherein said solder balls

provide sufficient space between said printed circuit board assembly and said

bypass capacitors, and wherein a height of each solder ball is no greater than

approximately 0.5 millimeters.

15. (Original) The method as recited in Claim 14 wherein said package

substrate comprises an organic substrate.

16. (Original) The method as recited in Claim 14 wherein said integrated

circuit package further comprises a chip die coupled to a top of said package

substrate in a flip-chip configuration.

17. (Original) The method as recited in Claim 14 wherein said integrated

circuit package further comprises a chip die coupled to a top of said package

substrate in a wire bonding configuration.

NVID-P000730/ACM/JSG Serial No. 10/717,342 Page 5

Examiner: CLARK, J.

Claim 18 (Cancelled)

19. (Original) The method as recited in Claim 14 wherein a height of each

bypass capacitor is approximately between 0.325 millimeters and 0.350

millimeters.

20. (Original) The method as recited in Claim 14 wherein said coupling

said plurality of bypass capacitors includes:

coupling a portion of said bypass capacitors within a center of said bottom.

21. (Original) The method as recited in Claim 14 further comprising:

performing a reflow process after forming said array of solder balls and

coupling said bypass capacitors.

NVID-P000730/ACM/JSG Serial No. 10/717,342 Page 6

Examiner: CLARK, J. Group Art Unit: 2815